

ERRATA

December 18, 2024

Products Affected:

AUBoard-15P Development Kit - Revision 1

Introduction:

Thank you for your interest in the Tria AUBoard-15P Development Kit. Although Tria has made every effort to ensure the highest possible quality, these kits and associated software are subject to the limitations described in this errata notification. Be aware that any of the optional workarounds requiring physical modifications to the board are done at the user's own risk, and Tria is not liable for poorly performed rework.

Identifying Affected Boards:

The AUBoard-15P Development Kits affected by these errata can be identified by the PCB Revision listed in silkscreen on the back of the PCB. The PCB Revision of the AUBoard-15P is listed in silkscreen and can be found on the bottom side of the board near the top right edge by the SFP connector. The current production revision is "AUB-15P-DK-PCB-1". Boards that are at this production revision are affected.



Board Bottom Side View

Errata:

Bank 65 VRP pin W21 not connected to 240-ohm resistor to GND to support DCI on DDR4

<u>Applications Affected</u> – Designs implementing DDR4 with HDMI will see a build error in Vivado when creating the design.

<u>Description</u> – Bank 65 VRP pin W21 was inadvertently connected to HDMI TX HPD signal. The VRP pin in this bank should have been connected to a 240-ohm resistor to GND to support DCI for the DDR4 signals that exist on this bank.

<u>Workaround</u> – To overcome the build error in Vivado it is necessary to implement an XDC constraint for DCI Cascading and limit the performance of the DDR4 interface. Examples of the DCI Cascading XDC constraint and DDR4 performance limitation will be implemented in a Board Definition File (BDF) that exists on Avnet's GITHUB and/or the XilinxBoardStore GITHUB.

github.com/Avnet/bdf

github.com/Xilinx/XilinxBoardStore/tree/2024.1/boards/Avnet

<u>Performance Limitation</u> – The DDR4 interface is designed to function at the Artix UltraScale+ -2 Speed Grade performance maximum of 2400Mb/s. Designs using DDR4 without HDMI can operate at the 2400Mb/s performance limit. The implementation of DCI Cascading results in a derating of the DDR4 performance to 2133Mb/s which is the Artix UltraScale+ -1 Speed Grade performance limit.

Can not simultaneously use the PC4 connector J10 with MicroUSB connector J9

Applications Affected – None

<u>Description</u> – PC4 connector J10 is populated on boards. The PC4 connector was intended as a fallback solution for programming/configuring the AUBoard-15P Development Kit and it was not intended to be populated in production. The design shares the JTAG signals and simultaneous use of the connectors mentioned would lead to contention on the JTAG interface. The design needs to have a selectable buffer that selects one or the other connector as the JTAG interface.

<u>Workaround</u> – It is recommended that the user utilize the MicroUSB connector J9 as it offers support for both JTAG and the debug UART port.

JTAG reliability at higher temperatures

<u>Applications Affected</u> – Designs which desire programming/configuration through JTAG at higher design temperatures.

<u>Description</u> – During high temperature thermal testing of the AUBoard-15P there were JTAG reliability issues uncovered when attempting to utilize JTAG to program/configure the platform when temperatures rose above 55C.

<u>Workaround</u> – It is recommended that the user program the QSPI with the required configuration for designs that are needed to operate above 55C. This erratum affects the JTAG interface and should not affect the debug UART port.

HD_CLK User Clock Differential Pair not pre-programmed at the factory

<u>Applications Affected</u> – Designs which desire to utilize the HD_CLK User Clock differential pair.

<u>Description</u> – It was determined that the incorrect configuration was programmed to the clock configuration eeprom, U58 at the factory. This eeprom configuration programs the clock generator device, U57, on power-up. There are three clocks configured on U57 at power-up and the eeprom configuration only included two of the three clocks.

<u>Workaround</u> – Tria is developing an application note and a reference design that will show users how to generate appropriate configuration files for the clock generator device and provide instruction on how to program that configuration file into the clock configuration eeprom, U58. The reference design will set the HD_CLK User Clock differential pair to 300MHz. The user can use the application note as an example of how they can change the frequency of this reference clock to better suit their design requirements if 300MHz is not what is desired.

The application note and reference design will be posted to the Reference Design tab of the AUBoard-15P Development Kits product page: <u>http://avnet.me/AUBoard-15P</u>

New Errata:

If new errata are discovered it will be posted to the AUBoard-15P Development Kit product page, under the Technical Documents tab: <u>http://avnet.me/AUBoard-15P</u>

Additional Support:

For additional support, please review the discussions and post your questions in the AUBoard-15P Development Kit Forum located here: <u>http://avnet.me/AUBoard-15P-forum</u>

Alternatively, you can also reach out to your local Avnet Field Application Engineer (FAE) for support.

Revision History:

Date	Version	Revision
18-Dec-24	1.0	Initial Release