

#### **Document information**

Information	Content
Keywords	power MOSFET, single-shot, avalanche, ruggedness, safe operating condition
Abstract	Power MOSFETs are normally measured based on single-shot Unclamped Inductive Switching (UIS) avalanche energy. This application note describes in detail, the avalanche ruggedness performance, fundamentals of UIS operation and appropriate quantification method for the safe operating condition.



## 1. Introduction

Electronic applications have progressed significantly in recent years and have inevitably increased the demand for an intrinsically rugged power MOSFET. Device ruggedness defines the capacity of a device to sustain an avalanche current during an unclamped inductive load switching event. The avalanche ruggedness performance of a power MOSFET is normally measured as a single-shot Unclamped Inductive Switching (UIS) avalanche energy or  $E_{DS(AL)S}$ . It provides an easy and quick method of quantifying the robustness of a MOSFET in avalanche mode. However, it does not necessarily reflect the true device avalanche capability (see <u>Ref. 1</u>, <u>Ref. 2</u> and <u>Ref. 3</u>) in an application.

This application note explains the fundamentals of UIS operation. It reviews the appropriate method of quantifying the safe operating condition for a power MOSFET, subjected to UIS operating condition. The application note also covers the discussions on repetitive avalanche ruggedness capability and how this operation can be quantified to operate safely.

## 2. Single-shot and repetitive avalanche definitions

Single-shot avalanche events are avalanche events that occur due to a fault condition in the application such as electrical overstress. The application does not have an avalanche designed into its operation.

However, repetitive avalanche refers to the applications where avalanche is an intended operation mode of the MOSFET. Here, avalanche is a designed function and has a limited number of operations to ensure reliability of the MOSFET over its life. The number of allowed events is a function of the avalanche energy and can be determined from the data sheet charts found on repetitive avalanche specific parts – ending in suffix R e.g. BUK9K51-60R.

Any customer wishing to operate outside the current avalanche ratings may be considered on an application basis. Contact your local sales team for more information.

## 3. Understanding power MOSFET single-shot avalanche events

The researchers and the industry have established single-shot avalanche capability of a device (see Ref. 1, Ref. 2 and Ref. 3). The test is carried out on a simple unclamped inductive load switching circuit, as shown in Fig. 1.



(4)

(**a**)

(5)

(6)

## 3.1. Single-shot UIS operation

A voltage pulse is applied to the gate to turn on the MOSFET, as shown in Fig. 2. It allows the load current to ramp up according to the inductor value (L) and the drain supply voltage ( $V_{DD}$ ). The phenomenon is shown in Fig. 3 and Fig. 4. At the end of the gate pulse, the MOSFET is turned off. The current in the inductor continues to flow, causing the voltage across the MOSFET to rise sharply. This overvoltage is clamped at breakdown voltage ( $V_{BR}$ ) until the load current reaches zero, as illustrated in Fig. 3. Typically,  $V_{BR}$  is:

$$VBR \approx 1.3 \times V(BR)DSS$$
 (1)

The peak load current passing through the MOSFET before turn off is the non-repetitive drainsource avalanche current ( $I_{DS(AL)S}$ ) of the UIS event.  $I_{DS(AL)S}$  is illustrated in Fig. 4. The following expression is used to determine the rate at which the avalanche current decays, which is dependent on the inductor value:

$$\frac{dI_{DS(AL)S}}{dt_{AL}} = -\frac{VBR - VDD}{L}$$
<sup>(2)</sup>

The peak drain-source avalanche power ( $P_{DS(AL)M}$ ) dissipated in the MOSFET is shown in <u>Fig. 5</u>. It is a product of the breakdown voltage ( $V_{BR}$ ) and the non-repetitive drain-source avalanche current ( $I_{DS(AL)S}$ ); see <u>Fig. 3</u> and <u>Fig. 4</u>. The avalanche energy dissipated is the area under the P<sub>AV</sub> waveform and is estimated from the following expression:

$$E_{DS(AL)S} = \frac{P_{DS(AL)M} \times t_{AL}}{2}$$
(3)

or:

$$E_{DS(AL)S} = \frac{1}{2} \cdot \frac{VBR}{VBR - VDD} \cdot LI^2_{DS(AL)S}$$
(4)

Another crucial parameter involved in a MOSFET avalanche event is the junction temperature. After the avalanche event ( $\tau$ ) has begun, the following expression is used to determine the transient junction temperature variation during device avalanche at a given time:

$$\Delta T_j(\tau) = \int_0^{\tau} P_{AV}(t) \frac{dZ_{th}(\tau-t)}{d_t} d_t$$

where  $Z_{th}$  is the power MOSFET transient thermal impedance. Alternatively, the following expression approximates the maximum  $\Delta T_i$ :

$$\Delta T_{j(max)} \approx \frac{2}{3} P_{DS(AL)M} Z_{th(t_{AL}/2)}$$

Assuming that  $T_{j(max)}$  occurs at  $t_{AL}/2$ ,  $Z_{th}(t_{AL}/2)$  is the transient thermal impedance measured at half the avalanche period  $t_{AL}$ . Note, the  $Z_{th}$  value used for the avalanche calculation is more conservative than the one published in data sheets due to the nature of avalanche.

Therefore, the maximum junction temperature resulting from the avalanche event is:

application note

(7)

$$T_{j(max)} \approx \Delta T_{j(max)} + T_j$$

where  $T_i$  refers to the junction temperature prior to turn off.

#### 3.1.1. Single-shot UIS waveforms



## 3.2. Single-shot avalanche ruggedness rating

The failure mechanism for a single-shot avalanche event in a power MOSFET is due to the junction temperature exceeding the maximum temperature rating. In such a case, catastrophic damage occurs to the MOSFET. If the transient temperature resulting from an avalanche event, as shown in Fig. 6, rises beyond a recommended rated value, the device risks being degraded. The recommended rated value is de-rated from the maximum temperature for optimum reliability.

Blackburn (see <u>Ref. 2</u>) has discussed a general guideline in detail, on the appropriate method of quantifying the single-shot avalanche capability of a device. It takes the avalanche current and initial junction temperature into consideration. The maximum allowed avalanche current as a function of avalanche time defines the safe operation for a device single-shot UIS event. The maximum allowed avalanche current is set so that a safe maximum junction temperature,  $T_{j(max)}$  of 175 °C, is never exceeded. Using Equation 7, Fig. 7 is plotted.



Fig. 7. BUK9K51-60R avalanche rating; avalanche current as a function of avalanche time

Fig. 7 shows the SOAR curve of a device single-shot avalanche capability. The 25 °C junction temperature curve shows the maximum allowable  $I_{AL}$  for a given  $t_{AL}$  at an initial  $T_j$  of 25 °C. This maximum  $I_{AL}$  results to a maximum allowable junction temperature  $T_{j(max)}$  of 175 °C, which means a  $\Delta T_{j(max)}$  of 150 °C. The area under the SOAR curve is the Safe Operating Area (SOAR).

The maximum junction temperature resulting in catastrophic device avalanche failure is approximately 380 °C, which is in excess of the rated  $T_{j(max)}$  of 175 °C. However, operating beyond the rated  $T_{j(max)}$  may induce long-term detrimental effects to the power MOSFET and is not recommended.

## 4. Understanding power MOSFET repetitive avalanche events

Repetitive avalanche refers to an operation involving repeated single-shot avalanche events, as discussed earlier. Until recently, most manufacturers have avoided the issues pertaining to the power MOSFET repetitive avalanche capability. It is primarily due to the complexity in such operations and the difficulties in identifying the underlying physical degradation process in the device.

Due to the traumatic nature of the avalanche event, a repetitive avalanche operation can be hazardous for a MOSFET. It is hazardous even when the individual avalanche events are below the single-shot UIS rating. This type of operation involves additional parameters such as frequency, duty cycle, and thermal resistances ( $R_{th(j-a)}$  and  $R_{th(j-mb)}$ ) of the system during the avalanche event. However, it is possible to de-rate the single-shot rating to define a repetitive avalanche SOAR.

## 4.1. Repetitive UIS operation

The repetitive UIS test circuit is shown in Fig. 1. The gate is fed with a train of voltage pulses at a frequency (f) and for a duty cycle as shown in Fig. 8. The resulting breakdown voltage ( $V_{BR}$ ) and drain current ( $I_D$ ) passing through the load are the same as for a single-shot UIS. However, the peak  $I_D$  is now denoted as repetitive drain-source avalanche current ( $I_{DS(AL)R}$ ), as shown in Fig. 9.

The repetitive drain-source avalanche power ( $P_{DS(AL)R}$ ) resulting from the repetitive UIS operation is shown in <u>Fig. 10</u>. For finding the value of  $P_{DS(AL)R}$ , it is necessary to first calculate  $E_{DS(AL)S}$  for a single avalanche event using <u>Equation 3</u>. This resultant value of  $E_{DS(AL)S}$  is substituted in the following expression, to calculate the value of  $P_{DS(AL)R}$ :

$$P_{DS(AL)R} = E_{DS(AL)S} \times f$$

(8)



### 4.1.1. Repetitive UIS waveforms

### 4.2. Temperature components

The temperature rise from the repetitive avalanche mode in the power MOSFET is shown in Fig. 11.

The temperature  $(T_{j(init)})$  comprises the mounting base temperature  $(T_{mb})$  and the temperature rise resulting from any on-state temperature difference  $(\Delta T_{on})$ .

$$T_{j(init)} = T_{mb} + \Delta T_{on}$$
<sup>(9)</sup>

In addition, there is a steady-state average junction temperature variation  $(\Delta T_j)$  resulting from the average repetitive avalanche power loss.

$$\Delta T_j = P_{DS(AL)R} \times R_{th(j-a)} \tag{10}$$

where  $R_{th(j-a)}$  is the thermal resistance from junction to ambient of the device in the application. The summation of Equation 9 and Equation 10 gives the average junction temperature,  $T_{j(AV)}$  of a power MOSFET in repetitive UIS operation.

$$T_{j(AV)} = T_{j(init)} + \Delta T_{j}$$
<sup>(11)</sup>

AN10273

# 5. Repetitive avalanche ruggedness rating

Our investigations show that there is more than one failure or wear-out mechanism involved in repetitive avalanche. Temperature is **not** the only limiting factor to a repetitive avalanche operation. However, by limiting temperature and the repetitive drain-source avalanche current ( $I_{DS(AL)R}$ ), an operating environment is defined such that the avalanche conditions do not activate device degradation. It allows the power MOSFET to operate under repetitive UIS conditions safely.

Fig. 12 shows the repetitive avalanche SOAR curve of BUK9K51-60R, where for each avalanche event the  $T_i$  rise is limited to 30 K.



The three conditions which must be satisfied for safe operation of a power MOSFET under repetitive avalanche mode are:

- 1.  $I_{(AL)}$  should not exceed the repetitive avalanche SOAR curve
- 2. T<sub>i</sub> should not exceed 175 °C
- 3. The number of cycles should not exceed the avalanche cycle limit chart

The number of allowable cycles can be determined through a second chart in the avalanche MOSFET's data sheet, (see Fig. 13).



## 6. Conclusion

Power MOSFETs can sustain single-shot and repetitive avalanche events. Simple design rules and SOAR regions are provided.

## 7. Examples

The following examples examine cases of avalanche operation acceptance:

## 7.1. Single-shot avalanche case

- Device: BUK9K51-60R; see Fig. 7
- L = 30 µH
- I<sub>(AL)</sub> = 18 A
- R<sub>th(j-a)</sub> = 5 K/W
- V<sub>(BR)DSS</sub> = 60 V
- V<sub>DD</sub> = 0 V

## 7.1.1. Calculation steps

 Using the above information, t<sub>AL</sub> can be determined using <u>Equation 2</u>, which in this case is 7 μs. Transferring the I<sub>AL</sub> and t<sub>AL</sub> conditions onto <u>Fig. 12</u>, the operating point is under the SOAR curve. It suggests that the operating condition may be feasible.

## 7.2. Repetitive avalanche case

- Device: BUK9K51-60R; see Fig. 12 and Fig. 13
- L = 30 µH
- I<sub>(AL)</sub> = 10 A
- f = 3 kHz
- R<sub>th(j-a)</sub> = 5 K/W
- T<sub>o</sub> = 100 °C
- V<sub>(BR)DSS</sub> = 60 V
- V<sub>DD</sub> = 0 V

## 7.2.1. Calculation steps

- From the above information, t<sub>AL</sub> can be determined using <u>Equation 2</u>, which in this case is approximately 4 μs. Transferring the I<sub>AL</sub> and t<sub>AL</sub> conditions onto <u>Fig. 12</u>, the operating point is under the boundary of the 'Rep. Ava' SOAR curve. It suggests that the operating condition is acceptable. Therefore, condition 1 is satisfied.
- Calculate the non-repetitive drain-source avalanche energy (<sub>EDS(AL)S</sub>) using <u>Equation 3</u> (E<sub>DS(AL)S</sub> = 1.56 mJ).
- Calculate the repetitive drain-source avalanche power (P<sub>DS(AL)R</sub>) using <u>Equation 8</u> (P<sub>DS(AL)R</sub> = 4.68 W).
- 4. Calculate the average  $\Delta T_j$  rise from repetitive avalanche ( $\Delta T_j$ ) using Equation 10 ( $\Delta T_j$  = 123.4 °C).
- 5. Determine the average junction maximum temperature in repetitive avalanche operation  $(T_{j(AV)})$  using Equation 11  $(T_{j(AV)} = 153 \text{ °C})$ . Therefore, condition 2 is satisfied.
- **6.** Finally based on the energy we can determine the limit number of operations at these conditions from Fig. 13, (No. events =  $8e^9$ )

Based on the above calculations, the operating conditions meet the repetitive avalanche requirements with a limited number of repetitive events of 8e<sup>9</sup>.

# 8. Appendix A

The following table describes the symbols used throughout this application note.

Table 1. Description of symbols				
Description				
drain-source breakdown voltage				
non-repetitive drain-source avalanche energy				
drain current				
non-repetitive drain-source avalanche current				
repetitive drain-source avalanche current				
avalanche current				
inductance				
peak drain-source avalanche power				
repetitive drain-source avalanche power				
thermal resistance from junction to ambient				
thermal resistance from junction to mounting base				
initial junction temperature [1]				
on-state temperature difference				
junction temperature				
junction temperature variation				
maximum junction temperature variation				
maximum junction temperature				
average junction temperature [2]				
mounting base temperature				
avalanche time				
breakdown voltage				
drain-source voltage				
gate-source voltage				
transient thermal impedance				
transient thermal impedance [3]				
supply voltage				

Summation of  $T_{mb}$  and  $\Delta T_{on}.$  For repetitive avalanche. [1]

[2] [3]

Measured at half the avalanche period.

# 9. Abbreviations

Table 2. Abbreviations		
Acronym	Description	
MOSFET	Metal-Oxide Semiconductor Field-Effect Transistor	
SOAR	Safe Operating ARea	
UIS	Unclamped Inductive Switching	

AN10273

## **10. References**

- Turn-Off Failure of Power MOSFETs D.L. Blackburn, Proc. 1985 IEEE Power Electronics Specialists Conference, pages 429 to 435, June 1985.
- 2. Power MOSFET failure revisited D.L. Blackburn, Proc. 1988 IEEE Power Electronics Specialists Conference, pages 681 to 688, April 1988.
- Boundary of power-MOSFET, unclamped inductive-switching (UIS), avalanche-current capability — Rodney R. Stoltenburg, Proc. 1989 Applied Power Electronics Conference, pages 359 to 364, March 1989.

# 11. Revision history

Table 3. Revision history					
Revision number	Date	Description			
5.0	2022-06-20	Equation 6 corrected.			
4.0	2020-07-02	Document updated to latest Nexperia standards. Examples updated to use BUK9K51-60R.			
3.0	2016-12-10	Section 2: added			

# 12. Legal information

#### Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer's hird party customer's. Nexperia does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

AN10273

# **List of Tables**

Table 1. Description of symbols	9
Table 2. Abbreviations	9
Table 3. Revision history	10

# List of Figures

Fig. 1. Unclamped inductive load test circuit for MOSFET ruggedness evaluation2	<u>)</u>
Fig. 2. Gate-source voltage, VGS4	ļ
Fig. 3. Drain-source voltage, VDS 4	ļ
Fig. 4. Drain current, ID 4	1
Fig. 5. Peak drain-source avalanche power, PDS(AL)M4	ŀ
Fig. 6. Transient junction temperature profile of MOSFET during an avalanche event4	ł
Fig. 7. BUK9K51-60R avalanche rating; avalanche current as a function of avalanche time5	5
Fig. 8. Gate pulse, VGS6	3
Fig. 9. Drain-source voltage, VDS and repetitive drain- source avalanche current, IDS(AL)R6	5
Fig. 10. Repetitive drain-source avalanche power, PDS(AL)R6	3
Fig. 11. Transient junction temperature components of MOSFET during repetitive avalanche6	5
Fig. 12. Repetitive avalanche rating; avalanche current 7	,
Fig. 13. Repetitive avalanche rating; maximum number of avalanche events as a function of	,

# Contents

1. Introduction	.2
2. Single-shot and repetitive avalanche definitions	.2
3. Understanding power MOSFET single-shot avalanche events	. 2
3.1. Single-shot UIS operation	3
3.1.1. Single-shot UIS waveforms	. 4
3.2. Single-shot avalanche ruggedness rating	.4
4. Understanding power MOSFET repetitive	
avalanche events	. 5
4.1. Repetitive UIS operation	5
4.1.1. Repetitive UIS waveforms	. 6
4.2. Temperature components	. 6
5. Repetitive avalanche ruggedness rating	.7
6. Conclusion	. 8
7. Examples	. 8
7.1. Single-shot avalanche case	8
7.1.1. Calculation steps	. 8
7.2. Repetitive avalanche case	8
7.2.1. Calculation steps	. 8
8. Appendix A	9
9. Abbreviations	.9
10. References	10
11. Revision history	10
12. Legal information	11
-	

© Nexperia B.V. 2022. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 20 June 2022